Coconut: Code Constructing User Tool

Christopher Kumar Anand Wolfram Kahl





We can write safe software.



Sometimes we need both.

We can write fast software.

Performance = Parallelism

Cell BE

- 384-way ||ism
 - 4-way SIMD
 - 8-way cores
 - 6-times unrolling
 - double buffering



Roadmap

- SIMD Parallelism
- extensible DSL captures patterns
- 1/2 verification via graph transformation
- ✓ generated library shipping (Cell BE SDK 3.0)
- Multi-Core Parallelism
- model on ILP
- generation via graph transformation
- Inear-time verification
- → run time
- Distant Parallelism
- ∞ verification via model checking

Layers of Domain Specific Languages

Haskell				
user code				
distribution patterns				
control flow patterns	ExSSP			
SIMD patterns SPU ISA				

Higher Order Functions



map



- apply a function to a listoverhead
 - increment pointer
 - increment pointer
 - increment counter
 - compare counter
 - branch



- one arithmetic instruction
- in/out pointers + induction variable + hint

Low Level DSL



Compact Code





and f(x) is a piecewise order-three polynomial minimax approximation of $(x)^{1/3}$ on the interval [1, 2).

Warning: This function uses <u>divShiftMA</u> for fixed-point division. This is computation is inexact, but cbrtAssert tests all the values which can occur as a result of extracting the exponent bits for the input float. If you modify the code you must modify the assertion.

```
cbrtSPU :: forall v (SPUType v, HasJoin v) v v
cbrtSPU v = assert cbrtAssert "cbrtSPU" result
where
```

Since we process the input in components, we cannot rely on hardware to round denormals to zero, and must detect it ourselves by comparing the biased exponent with zero:

denormal = ceqi exponent 0

and returning zero in that case

```
result = selb unsigned (unwrds4 0) denormal
```

We calculate the exponent and polynomial parts separately, and combine them using floating-point multiplication,

unsigned = **fm** signCbrtExp evalPoly

Insert the exponent divided by three into the sign and mantissa of the cube root of the remainder of the exponent division.

signCbrtExp = selb signMant
 (join \$ map (f f expDiv3shift16 7)
 [shli, rotqbii])
 (unwrds4 \$ 2 31 - 2 23)

Use the function <u>extractExp</u> to extract the exponent bits, dropping the sign bit, and placing the result into the third byte:

exponent = extractExp 3 v

- Literate Haskell
- *code* inside LaTeX
- machine ops

• <u>patterns</u>

coe s = lookup8Word (22, 20) expCoe s24bits v

Evaluate the polynomial on the fractional part.

evalPoly = hornerV coe s frac

11





\$55, **\$**47, **\$**47, **\$**12 **\$**37, **\$**23, **\$**24, **\$**50 **\$**54, **\$**31, 14 **\$**38, **\$**25, **\$**26, **\$**50 **\$**31, **\$**10, **\$**41, **\$**42 jump, **\$**4 **\$**53, **\$**3, **\$**51, **\$**52 **\$**42, **\$**32, 0 **\$**51, **\$**5, **\$**40, **\$**37 **\$**32, 0(**\$**33) **\$**5, **\$**47, **\$**47 **\$**34, **\$**33, 8 **\$**50, **\$**16, **\$**48, **\$**18 **\$**37, **\$**55 **\$**52, **\$**46, **\$**38, **\$**45 **\$**38, **\$**33, 2 **\$**45, **\$**54, **\$**9 **\$**40, **\$**19, **\$**20, **\$**50 **\$**3, **\$**36, **\$**46 **\$**54, **\$**14, **\$**15, **\$**50 **\$**48, **\$**45, -14 **\$**46, **\$**47, 0 **\$**36, **\$**55, **\$**37 **\$**45, **\$**45, 0 **\$**47, **\$**7, **\$**41, **\$**31 **\$**35, **\$**21, **\$**22, **\$**50 **\$**40, **\$**5, **\$**54, **\$**40 **\$**39, **\$**27, **\$**28, **\$**50 **\$**41, **\$**48, 0 **\$**54, **\$**4, 0 \$31, \$32, \$8 **\$**48, **\$**45, 2 **\$**37, **\$**49, 128 **\$**4, **\$**4, **\$**38 \$33, \$33, \$30 **\$**49, **\$**43, **\$**43, **\$**29 **\$**38, **\$**55, **\$**36, **\$**13 **\$**30, **\$**30, **\$**30, **\$**6 **\$**43, **\$**48, -1 **\$48, \$44, \$44, \$17 \$**40, **\$**5, **\$**40, **\$**35 **\$**53, 0(**\$**34) **\$**42, **\$**11, **\$**41, **\$**42 **\$**44, **\$**45, **\$**43 **\$**45, **\$**39, **\$**37 **\$**36, **\$**38, **\$**36, **\$**36

Figure 5. Scheduled assembly code graph for tanSPU.

Figure 6. tanSPU. S



Fine Print on Comparison

- •pink bars = C-callable vector SPU MASS
 - •e.g., vsexp (in C-ABI library)
 - generated/scheduled by Coconut
 - distributed in SDK 3.0 and with xlc http://www-306.ibm.com/software/awdtools/mass
 - •single vector version slightly slower

•distributed as (cryptic) C

•e.g. expf4

blue bars = SimdMath (circa SDK 3.0)
developed and distributed in readable C
scheduled by spuxlc

Ultimate Assembler

- access to machine instructions
- write patterns in Haskell
- unit test declarative assembly code
- where does performance come from?
 SCIMD = Single Complex Instruction Merged Data

Verification

- transform graphs
 - break 128-bit register values up
 - easy for "pure" SIMD



Difficult for Creative Bit Shuffling • easiest case: byte rotate by constant



• hardest case: rotate bits by register value

Status - SIMD

- code generation
 - rapid prototyping
 - peak performance
 - lots of work supporting other patterns
 - e.g. interpretting bit operations on floats
- verification
 - equivalent to symbolic execution
 - useful for debugging linear algebra
 - needs more transformation rules

Multi-Core = ILP Take 2

Instruction Level	Multi-Core		
Parallelism	Parallelism		
CPU	Chip		
Execution Unit	Core		
Register	Buffer / Signal		
Load/Store Instruction	DMA		
Arithmetic Instruction	Computational Kernel		

The Catch: Soundness

- on CPUs hardware maintains OOE
 - instructions execute out of order
 - hardware hides this from software
 - ensures order independence
- in our Multi-Core virtual CPU
 - compiler inserts synchronization
 - soundness up to software
 - uses asynchronous communication

Asynchronous

no locks

- locking is a multi-way operation
- a lock is only local to one core
 - incurs long, unpredictable delays
- use asynchronous messages
 - matches efficient hardware





Anand-Kahl - Coconut - Google 2008

Async Signals



Multi-Core Language

Computation operation bufferList	do a computation with local data	
SendData localBuffer remoteBuffer tags	start DMA to send local data off core	
WaitData localBuffer tag	wait for arrival of DMAed data wait for locally controlled DMA to complete	
WaitDMA tag		
LoadMem <i>localBuffer remoteBuffer tag</i>	start distant data load	
SendSignal core signal	send a signal to distant core	
WaitSignal signal	wait for signal to arrive	

Concurrent Control-Flow

- 1. Scheduling
 - hide latency to eliminate stalls
- 2. WaitSignal / WaitData
 - stall when necessary, hardware won't
 - timing less predictable

locally Sequential Program

index	core 1		core 2	core 3	
1			long computation		
2	SendSignal <i>s</i>	<i>c</i> 2			
3			WaitSignal <i>s</i>		
4			computation		
5				SendSignal <i>s</i>	с2
6			WaitSignal <i>s</i>		

- total order for instructions
 - easier to think in order
- send precedes wait(s)

NOT sequential

index	core 1	core 2	core 3		
2	SendSignal <i>s c</i> 2				
5			SendSignal s	с2	
I	" second signal overlaps the first, only one registered				
1		long computation			
3		WaitSignal s			
4		computation			
I	no signal is sent,	' <i>so the next</i> WaitSig	nal <i>blocks</i>		
6		WaitSignal <i>s</i>			

• can execute out of order

does NOT imply order independent

index	core 1		core 2	core 3	
1			long computation		
5				SendSignal <i>s</i>	с2
3			WaitSignal <i>s</i>		
			computation		
4			using		
			wrong assumptions		
2	SendSignal s	<i>c</i> 2			
6			WaitSignal <i>s</i>		

Linear-Time Verification

must show

- results are independent of execution order
- no deadlocks
- need to keep track of all possible states
- linear in time = one-pass verifier
 - constant space
 - i.e. possible states at each instruction

Impact

- no parallel debugging !!
- every optimization trick used for ILP can be adapted
- ready for algorithm "skeletons"
 - e.g. map, reduce
- enables optimization for power reduction:
 - replace caching with data in-flight

Instruction Scheduling

- **Explicitly Staged Software P**ipelining (ExSSP)
- Min-Cut to Chop into Stages
- Principled Graph Transformation
- supports control flow (MultiLoop)





- hide latency
- same length loop body





- c produced in later
 stage
- c used in earlier
 stage

Transformation



Anand-Kahl - Coconut - Google 2008

Cycles / Float



Cycles Per Float

Not Just Faster

- why a new algorithm?
 - higher assurance
 - principled graph transformation
 - not just scheduling instructions
 - novel control flow
 - via nested control flow graphs

Example 1: MultiLoop



Coconut

- so far
 - functional-assembly programming
 - SIMD++
 - unbeaten scheduler
 - multi-core distribution
 - proof of soundness
- next
 - Multi-Core Patterns

Legal Notices

- Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc., in the United States, other countries, or both.
- IBM is a registered trademark of International Business Machines Corporation in the United States, other countries, or both.
- Other company, product, and service names may be trademarks or service marks of others.

Thanks

Stephen Adams *Kevin Browne Shiqi Cao* Nathan Cumpson Saeed Jahed Damith Karunaratne Clayton Goes

Gabriel Grant

William Hua Fletcher Johnson Wei Li Nick Mansfield Mehrdad Mozafari Adam Schulz Anuroop Sharma Sanvesh Srivastava **Wolfgang Thaller** Gordon Uszkay Christopher Venantius Paul Vrbik Fei Zhao

Robert Enenkel

IBM Centre for Advanced Studies, CFI, OIT, NSERC and Apple Canada for research support.

Anand-Kahl - Coconut - Google 2008