## Coconut:

## Code Constructing User Tool

Christopher Kumar Anand<br>Wolfram Kahl



Software Quality Research Laboratory
McMaster University
(ृ) Optimal
Computational Algorithms, Inc.
http://ocalgorithms.com

## We can write safe software.



## Sometimes we need both.

We can write fast software.

# Performance $=$ Parallelism 

## Cell BE

- 384-way ||ism
- 4-way SIMD
- 8-way cores
- 6-times unrolling
- double buffering

Cell Broadband Engine Processor


IBM

## Roadmap

## - SIMD Parallelism

 extensible DSL captures patterns$\mathbf{1} \mathbf{2}$ verification via graph transformation generated library shipping (Cell BE SDK 3.0)

- Multi-Core Parallelism
model on ILP
$\longrightarrow$ generation via graph transformation
$\checkmark$ linear-time verification
$\rightarrow$ run time
- Distant Parallelism
$\infty$ verification via model checking


## Layers of Domain Specific Languages

Haskell


## Higher Order Functions

Haskell

- examples
- map
- ziptribution patterns
control flow patterns
- matrix multiplcation
- SIMD parallelization
- multi-core parallelization


## map

for (i=0; i<10; i++) \{ out[i] = fun(in[i]);
\}


- apply a function to a list
- overhead
- increment pointer
- increment pointer
- increment counter
- compare counter
- branch


# Map Loop Overhead 



- one arithmetic instruction
- in/out pointers + induction variable + hint


## Low Level DSL

- declarative assembly
- support functions
- polynomial approximation
- table lookup in registers
- verify assertions @ compile time
- compile time computation

SIMD patterns

- user extensible


## Compact Code



## 6. Cube Root

The rest of this section is an unedited example of literate source code.

Cube Root is defined to be the unique real cube root with the same sign as the input. We calculate it using

$$
\begin{equation*}
(-1)^{\text {sign }} 2^{e}(1+\mathrm{frac}) \quad(-1)^{\text {sign }} 2^{q} 2^{r / 3} f(1+\mathrm{frac}) \tag{3}
\end{equation*}
$$

where $q$ and $r$ are integers such that

$$
\begin{equation*}
e=3 \quad q+r, \quad 0 \leq r<3, \tag{4}
\end{equation*}
$$

and $f(x)$ is a piecewise order-three polynomial minimax approximation of $(x)^{1 / 3}$ on the interval $[1,2)$.

Warning: This function uses divShiftMA for fixed-point division. This is computation is inexact, but cbrtAssert tests all the values which can occur as a result of extracting the exponent bits for the input float. If you modify the code you must modify the assertion.

```
cbrtSPU :: forall v (SPUType v, HasJoin v) v v
cbrtSPU v = assert cbrtAssert "cbrtSPU" result
    where
```

Since we process the input in components, we cannot rely on hardware to round denormals to zero, and must detect it ourselves by comparing the biased exponent with zero:
denormal $=$ ceqi exponent 0
and returning zero in that case

$$
\text { result = selb unsigned (unwrds } 40 \text { ) denormal }
$$

We calculate the exponent and polynomial parts separately, and combine them using floating-point multiplication,
unsigned = fm signCbrtExp evalPoly

Insert the exponent divided by three into the sign and mantissa of the cube root of the remainder of the exponent division.

```
signCbrtExp = selb signMant
    (join $ map ( f f expDiv3shift16 7)
    [shli, rotqbii])
    (unwrds4$2 31-2 23)
```

Use the function extractExp to extract the exponent bits, dropping the sign bit, and placing the result into the third byte:


# Multiple Instances 





## Fine Print on Comparison

- pink bars $=$ C-callable vector SPU MASS
-e.g., vsexp (in C-ABI library)
- generated/scheduled by Coconut
- distributed in SDK 3.0 and with xlc
http://www-306.ibm.com/software/awdtools/mass
- single vector version slightly slower - distributed as (cryptic) C
-e.g. expf4
-blue bars = SimdMath (circa SDK 3.0)
- developed and distributed in readable C
- scheduled by spuxlc


## Ultimate Assembler

- access to machine instructions
- write patterns in Haskell
- unit test declarative assembly code
- where does performance come from?

SCIMD =
Single Complex Instruction Merged Data

## Verification

- transform graphs
- break 128-bit register values up
- easy for "pure" SIMD



# Difficult for Creative Bit Shuffling 

- easiest case: byte rotate by constant

- hardest case: rotate bits by register value


## Status - SIMD

- code generation
- rapid prototyping
- peak performance
- lots of work supporting other patterns
- e.g. interpretting bit operations on floats
- verification
- equivalent to symbolic execution
- useful for debugging linear algebra
- needs more transformation rules


## Multi-Core = ILP Take 2

| Instruction Level <br> Parallelism | Multi-Core <br> Parallelism |
| :---: | :---: |
| CPU | Chip |
| Execution Unit | Core |
| Register | Buffer / Signal |
| Load/Store Instruction | DMA |
| Arithmetic Instruction | Computational <br> Kernel |

## The Catch: Soundness

- on CPUs hardware maintains OOE
- instructions execute out of order
- hardware hides this from software
- ensures order independence
- in our Multi-Core virtual CPU
- compiler inserts synchronization
- soundness up to software
- uses asynchronous communication


## Asynchronous

- no locks
- locking is a multi-way operation
- a lock is only local to one core
- incurs long, unpredictable delays
- use asynchronous messages
- matches efficient hardware




## Async Signals



## Multi-Core Language

| Computation operation bufferList | do a computation with local <br> data |
| :---: | :---: |
| SendData localBuffer remoteBuffer tags | start DMA to send local data <br> off core |
| WaitData localBuffer tag | wait for arrival of DMAed <br> data |
| WaitDMA tag | wait for locally controlled <br> DMA to complete |
| LoadMem localBuffer remoteBuffer tag | start distant data load |
| SendSignal core signal | send a signal to distant core |
| WaitSignal signal | wait for signal to arrive |

## Concurrent ControlFlow

1. Scheduling

- hide latency to eliminate stalls

2. WaitSignal / WaitData

- stall when necessary, hardware won't
- timing less predictable


## locally Sequential

## Program

| index | core 1 | core 2 | core 3 |  |
| ---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |
| 2 | SendSignal $s$ | $c 2$ |  |  |
| 3 |  |  | WaitSignal $s$ |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |
| 6 |  |  | WaitSignal $s$ |  |

- total order for instructions
- easier to think in order
- send precedes wait(s)


## NOT sequential

| index | core 1 | core 2 | core 3 |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 | SendSignal s c2 |  | SendSignal $s \quad c 2$ |  |
| 5 |  |  |  |  |
| second signal overlaps the first, only one registered |  |  |  |  |
| 1 <br> 3 <br> 4 |  | long computation |  |  |
|  |  | WaitSignal $s$ |  |  |
|  |  | computation |  |  |
|  | no signal is sent, so the next WaitSignal blocks |  |  |  |
| 6 |  | WaitSignal $s$ |  |  |

- can execute out of order


## does NOT imply order independent

| index | core 1 |  | core 2 | core 3 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SendSignal s c2 |  | long computation | SendSignal $s \quad c 2$ |
| $\begin{aligned} & 5 \\ & 3 \end{aligned}$ |  |  | WaitSignal $s$ |  |
| 4 |  |  | computation using wrong assumptions |  |
| 2 |  |  | WaitSignal $s$ |  |

## Linear-Time Verification

- must show
- results are independent of execution order
- no deadlocks
- need to keep track of all possible states
- linear in time = one-pass verifier
- constant space
- i.e. possible states at each instruction


## Impact

- no parallel debugging !!
- every optimization trick used for ILP can be adapted
- ready for algorithm "skeletons"
- e.g. map, reduce
- enables optimization for power reduction:
- replace caching with data in-flight


## Instruction Scheduling

- Explicitly Staged Software Pipelining (ExSSP)
- Min-Cut to Chop into Stages
- Principled Graph

Transformation

- supports control flow (MultiLoop)


## Software Pipelining



- hide latency
- same length loop body



## Bad Cut



# - c produced in later stage 

- c used in earlier stage


## Transformation


collapse assigned

## nodes and edges become nodes

weight 1 production edges
weight $\infty$
consumption edges
weight $\infty$
backwards edges

## Cycles / Float



## Not Just Faster

- why a new algorithm?
- higher assurance
- principled graph transformation
- not just scheduling instructions
- novel control flow
- via nested control flow graphs


## Example 1: MultiLoop

 branch

## Coconut

- so far
- functional-assembly programming
- SIMD++
- unbeaten scheduler
- multi-core distribution
- proof of soundness
- next
- Multi-Core Patterns


## Legal Notices

- Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc., in the United States, other countries, or both.
- IBM is a registered trademark of International Business Machines Corporation in the United States, other countries, or both.
- Other company, product, and service names may be trademarks or service marks of others.


## Thanks

Stephen Adams
Kevin Browne Shiqi Cao
Nathan Cumpson
Saeed Jahed
Damith Karunaratne
Clayton Goes

Gabriel Grant
William Hua
Fletcher Johnson
Wei Li
Nick Mansfield
Mehrdad Mozafari
Adam Schulz

Anuroop Sharma
Sanvesh Srivastava
Wolfgang Thaller
Gordon Uszkay
Christopher Venantius
Paul Vrbik
Fei Zhao

## Robert Enenkel

IBM Centre for Advanced Studies, CFI, OIT, NSERC and Apple Canada for research support.

